Detailed Microcontroller Architecture Based on a Hardware Scheduler Engine and Independent Pipeline Registers. The Annals of “Dunarea de Jos” University of Galati. Fascicle IX, Metallurgy and Materials Science, v. 38, n. 1, p. 77–83, 15 Mar.2015.