Detailed Microcontroller Architecture Based on a Hardware Scheduler Engine and Independent Pipeline Registers. (2015). The Annals of “Dunarea de Jos” University of Galati. Fascicle IX, Metallurgy and Materials Science, 38(1), 77-83. https://ojs.ugal.ro/index.php/mms/article/view/1377