Detailed Microcontroller Architecture Based on a Hardware Scheduler Engine and Independent Pipeline Registers. Ann_UGAL_MMS 2015, 38 (1), 77-83.