„Detailed Microcontroller Architecture Based on a Hardware Scheduler Engine and Independent Pipeline Registers“, Ann_UGAL_MMS, Bd. 38, Nr. 1, S. 77–83, März 2015, Zugegriffen: Nov. 02, 2026. Verfügbar unter: https://ojs.ugal.ro/index.php/mms/article/view/1377