[1]
2015. Detailed Microcontroller Architecture Based on a Hardware Scheduler Engine and Independent Pipeline Registers. The Annals of “Dunarea de Jos” University of Galati. Fascicle IX, Metallurgy and Materials Science. 38, 1 (März 2015), 77–83.